ABSTRACT Memristive threshold logic (MTL) concept is emerged in many circuits to enable highperformance systems in terms of power, energy, area, and delay. This paper proposes a systematic method for building two-bit ternary number functions based on the MTL concept. The proposed method is applied to build the basic ternary arithmetic operations. The implementation of two-bit adder and multiplier is presented in the unbalanced ternary number representation. The proposed designs are verified by using VTEAM memristor and Stanford CNTFET transistor models. Finally, a comparison between the proposed circuits and related work presented in this paper is discussed. It shows that the area in case of the ternary adder is reduced by 30% and 76% and in case of the ternary multiplier by considering that memristors can be stacked above the transistors. In addition, this reduction in the number of transistors reduces the circuit static power and hence improving the overall ternary circuits performance.
I. INTRODUCTION
Multi-level electronic systems which offer a prominent reduction in implementation' complexity, power consumption, and area, were used in digital application to build multi-number base systems [1] . Ternary systems are one of these recent systems that provide more information to be represented in the same number of digits compared to the binary systems [1] . In addition, its odd valued logic facilities representing rational and complex number rather than binary numbers [2] . These superior properties are stimulated to improve the computational performance in the fields of artificial intelligence logic [3] , cryptography systems [4] and fuzzy logic systems [5] . In the 1950s, it was the first attempt to build ternary emulator computer [6] . Later, researchers moved from emulators design to implement the first arithmetic operations based on different technologies such as CMOS, carbon
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nano-tube (CNTFET) transistors, and different integrated technologies [7] - [11] , [22] .
Since Chua postulated the memristor in 1971, it was considered an alternative to the transistor [12] , [13] . It has not only a small area but also non-volatile multilevel storage with fast switching speed [14] . This behavior inspires the researchers to define a recent concept called memristor threshold logic (MTL) which resembles synaptic of neurons in the brain [15] , [16] . It is composed of two parts; one part works as operational synaptic circuit and the other works as control decision circuit which fires synaptic circuit output [15] . It has opened the space for speeding up and minimizing the area of many potential systems [15] , [17] . So, it has emerged in many applications such as; logic gates, fast switching memory, pattern recognition, image processing, and biological brain neuron network [18] , [19] .
Unlike binary number systems, the two-bit ternary number can represent upto 729 different functions while the binary system only represents 16 functions. In this paper, a novel and systematic method is presented to design and realize any two-bit unbalanced ternary function based on the concept of memristor threshold logic (MTL). In this work, we focus on the realization on the logic gate and circuit implementations. the theoretic analysis is beyond the scope of this paper. The proposed method is applied to build a two-bit ternary adder and multiplier with different designs based on memristive logic gates. The memristor specifications required for proper work is presented. The simulation result and a comparison between the proposed arithmetic circuits and related work are introduced.
This paper is organized as follows: Section II introduces a summary of ternary logic gates (TLGs). Section III introduces ternary logic voltage ranges and the flow of the proposed method. Section IV presents the designs of two-bit ternary adder and multiplier as examples for employing the proposed method. Section V presents the simulation results and comparison with previous works. Finally, the conclusion is drawn in section VI.
II. TERNARY LOGIC GATES
There are two main representations of the ternary numbers [23] ; one is the balanced representation where a −1, 0, and 1 voltage levels are used to represent the ternary numbers and the other one is the unbalanced representation where 0, 1 and 2 voltage levels are used. In this work, we focus on the unbalanced representation.
A. TERNARY INVERTERS AND BUFFERS
There are three types of the ternary inverters; simple ternary inverter (STI ), positive and negative ternary inverters (PTI and NTI ). The input and output of STI inverter take three possible voltage levels which describe ternary numbers. On the other hand, PTI and NTI outputs take only two voltage levels, either high or low. In case of NTI , the input middle voltage level goes to the low output voltage (0). However, for PTI , the input middle level voltage goes to high output voltage (V dd ). In this paper, the following abbreviations are considered; SBI is referred to the standard binary inverter, SBB is referred to the usual binary buffer and STB is referred to simple ternary buffer. Table 1 shows the truth table of ternary inverters in the unbalanced ternary representation. Figure 1 depicts the circuit implementations of the ternary inverters and buffers with their symbols.
The PTI , NTI and SBI have the same circuit structure. However, the difference in their behaviors is due to the transistors' dimensions (d). For instance, when SBI is obtained. However, when d T 1 > d T 2 , PTI is obtained and vice versa for NTI inverter. The behaviors of the ternary inverters and buffer circuits are explained and discussed in detail in [24] , [25] .
B. MEMRISTIVE TOR, TAND GATES AND T-AVG CIRCUIT
TOR and TAND are basic ternary logic gates (TLG) where their outputs are determined by the maximum and minimum input voltage as described by (1a) and (1b), respectively. Ternary voltage averaging circuit (TAvg) does not belong to the TLGs. However, it is emerged in the applications based on the threshold voltage concept [15] . The output of TAvg is determined by the average sum of the applied input voltage as described by (1c).
TOR, TAND, and TAvg were previously implemented by different technologies [20] , [21] , [26] , [27] . Figures 2 (a-c) show different configurations of two series switching memristors which represent the implementations of two-bit TOR, TAND and TAvg, respectively [20] , [21] , [26] , [27] . Their memristances switch on and off (R on and R off ) according to the input voltages. Table 2 summarizes memristances states and the output corresponding to different possible cases of the applied input in each circuit. The current direction flow through the memristor sets the polarity of the voltage across the memristance (v m ) which determines the memristance state as shown in Table 2 . For instance, when the current flows from the negative to the positive of memristor, v m < 0v and the memristance decreases to R on and vice-versa for the different polarity as shown in Fig.2 (a-c) . As the outputs of TOR and TAND tend to the input corresponding to the minimum memristance. In the case of TAvg, the output is always the average of the inputs. Figure 2(d) shows the implementation of N -bits TOR, TAND and TAvg but with different memristors polarities as depicted in Fig.2 (b-c) .
III. THE PROPOSED MTL DESIGN METHODOLOGY FOR TWO-BIT TERNARY FUNCTIONS A. TERNARY LOGIC VOLTAGE RANGE IDENTIFICATION
MTL design concept is essentially based on the threshold voltage. So, it is needed to identify precisely the voltage range for each ternary logic level. Table 3 shows the distributed voltage ranges for each logic level in ternary number unbalanced representation. By considering these voltage logic identifications, TAvg function can be represented as shown in Table 3 according to the logic inputs values (A and B). It shows also the ternary logic output of TOR, TAND functions described by (1).
B. MAIN IDEA OF THE PROPOSED MTL DESIGN METHOD
The proposed threshold Logic (TL) design method is built based on splitting the ternary function into small subfunctions. Each sub-function is represented by a separable path in the circuit design. Each path is assigned by ON state (short circuit) under specific ternary logic condition while the others are assigned by OFF state (open circuit). This idea is so close to the definition of decoding where according to a certain logic input, only one path in a circuit is enabled and the others are disabled. Figure 3 shows the proposed general architecture for ternary functions where the function f is divided into n sub-functions (f 1 , f 2 , ... and f n ). Each subfunction path is enabled according to a certain condition determined by the two blocks (G and L − k). G block is a condition function built from basic ternary logic gates (TOR and TAND). L − k (ternary logic checker) is a comparator to check on a certain logic, outputs from the condition function G. There are three types of L − k: one for check logic 0, the second to check logic 1 and the other to check logic 2. The output of each type becomes either logic 2 or 0 based on the input either it matches the comparator type or VOLUME 7, 2019 not, respectively. For instance, if logic 1 is assigned as input to L − k of logic 1 type, the output is logic 2 and otherwise, the output is logic 0. Figure 4 shows the proposed implementations of each L − k type where NTI is used to check the logic 0. SBI with PTI is used to check logic 2 and logic 1 is checked by ANDing the combined inverters PTI, SBI, and NTI.
C. THE PROPOSED MTL DESIGN METHOD
The main principle in the proposed design method is to generate a pseudo-code describing the ternary logic function then synthesizing this code into the ternary gate level.
The general design flow is summarized in the following steps:
• Divide the required function into sub-functions (f 1 , f 2 , .., f n ).
• Multiplex between each part by a specific condition.
• Write a pseudo-code describing the function based on sub-functions and their multiplier conditions.
• Synthesis this pseudo code to ternary logic gates and inverters.
1) THE FOLLOWING STEPS EXPLAIN THE PROPOSED MTL METHODOLOGY:
1) Group all f inputs that have the same outputs.
2) Select any of the possible input pairs (points) that belongs to either the group f = 1 or f = 2 in step 1.
The selected one is considered as an initial point to determine one of the f sub functions. 3) Define a special condition for one of the sub functions (f x ) as follows: a) Select one of the three gates (TAND, TOR, and TAvg). b) Apply selected initial point as an input to this logic gate. 4) Determine all other possible inputs which meet the condition in step 3. 5) Obtain the outputs of f x for the inputs in step 4. 6) Compare the outputs of three logic gates with the outputs of f in step 5. As a result, the possible cases can be summarized as follows:
• Matched: f x can be described using the matched logic gate under the condition defined in step 3.
• Mismatched: Use the logic shifter functions shown in Table 4 to convert mismatched logic outputs to its corresponding logic output in step 5.
-If shifter functions for all mismatched outputs are the same: go to step 7. -If shifter functions are different: add another condition gate stage to eliminate the mismatched outputs. 7) Write a pseudo code of the sub-function f x . 8) Remove all points of f x from function f . Then, follow the same procedure starting from step 2 on the remained points to determine the other sub-functions of the main function. 9) Implement the pseudo-code as follows:
• Implement each condition by the functions described in Table 4 as the example shown in Fig.5 .
• ANDing each part of the sub-functions with the corresponding condition as the example shown in Fig.6 (a)
• ORing all sub functions outputs to get the full function as the exampel shown in Fig.6(b) .
IV. BUILDING TERNARY LOGIC BLOCKS BASED ON THE PROPOSED METHOD
The proposed method has been employed to build different two-bit ternary logic functions in order to minimize area, power, energy, and delay. This method builds pseudo-code which describes the logic function. Then this deduced code is synthesized to ternary logic gates circuit. Finally, these logic circuits down convert from logic circuits to memristor and transistor level. 
A. TWO-BIT TERNARY ADDER
The proposed method has been employed to build two-bit ternary adder described by the functions S and C in Table 5 . S function is divided into three sub-functions S 1 , S 2 and S 3 and the method steps have been applied for each part as shown in Table 6 As shown in Table 3 , S 1 outputs match the outputs of TOR logic gate. Therefore, S 1 can be described by TOR logic gate. • The point (1, 1) is selected randomly and TAND is selected as a logic gate condition S 2 .
• The condition of S 2 is TAND(A, B) == 1. The other possible inputs which met S 2 condition are (2, 1) and (1, 2).
• Hence, S 2 is represented by the inputs [(1, 1), (2, 1), (1, 2)].
• According to these inputs, S 2 outputs are 2 and 0, respectively.
• By comparing these outputs with the outputs of three logic gates (TAND, TOR and TAvg), its found that there is no output matches S 2 output when the inputs are [(1, 1), (2, 1), (1, 2)] as shown in Table 3 . Therefore, Go to shift logic Table 4 to match the output of S 2 to one of logic gates (TAND, TOR, TAvg). Shift TOR logic outputs as follows: -When input is (1, 1), TOR output is 1. This output needed to be shifted to 2 to match the output of S 2 . This shift can be done by using the function PTI (TOR (A, B) ) where A and B are the input to TOR. -When input is (2, 1) or (1, 2), TOR output is 2.
These output needed to be shifted to 0 to match the output of S 2 . These shift can be done by using also the function PTI (TOR(A, B) ). 
Procedure 1 Pseudo Code for two-bit Ternary Adder Using TAND Gate as Condition if TAND(A, B) == 0 then
Consequently, the deduced S 2 pseudo-code is described as follows: when TAND(A, B) = 1, the output S 2 = PTI (TOR (A, B) ).
• By removing points (1, 1) and (1, 2) from the previous remained inputs [(1, 2),(2, 2), and (1, 1)], the point (2, 2) is remained to represent the third S sub function (S 3 ). By following the same procedure, its function can be deduced to TAND (TOR(A, B) , 1 ) as shown in Table 6 . 9) Each sub-function pseudo-code has been synthesized to ternary logic gates, inverters as shown in Fig.7 as follows:
• Conditions have been implemented as described in Table 4 .
• Each condition is ANDed with its corresponding sub-function. • Finally, the ANDs' outputs are ORed together to get the full implementation of S function.
For the C function, similarly, the MTL design steps has been followed with condition TOR(A, B) == 1 and described by the function TAND (TAND(A, B) , 1 ). Then, it has synthesized to ternary logic gates and inverters as shown in Fig.7 . List 1 shows S and C functions the pseudo-code. In general, the proposed MTL method provides different designs for the same function because of design variances in steps 2, 3 and 6. Figure 8 shows another design for twobit ternary adder using MTL method. TAvg logic gate and TAND are selected as gate conditions for both the S, and the C functions as shown from the pseudo-code in list 2. The function S is divided into three sub-functions as follows: S 1 which represents points [(0, 2), (1, 1)] by condition TAvg(A, B) = 1, always has logic 2 which considers the output of the condition itself directly. S 2 outputs which represents points of [(0, 0), (0, 1)] by condition TAvg(A, B) = 0, can be described by logic gate TOR. S 3 which represents point (2, 2) by condition TAND(A, B) = 2, always has logic 1 and can be described by TAND (TAND(A, B), 1) . Similarly, for the C function which always has logic 1, the points [(1, 2),(2, 2)], can be described by TAND (TAvg(A, B) , 1) under condition TAvg(A, B) = 2. Finally, Fig.8 shows the corresponding synthesized logic of the pseudo code of the two-bit adder.
Procedure 2 Pseudo-code for two-bit Ternary Adder Using TAvg Gate as Condition
if TAvg(A, B) == 1 then
B. TWO-BIT TERNARY MULTIPLIER
The proposed method has been employed also to build twobit ternary multiplier described by the functions P and C in Table 7 . The same steps, explained in Table 6 , have been followed. TAND is selected as logic gate condition in both parts P 1 and P 2 as described in list 3 as follows: P 1 represents point (2, 2) by condition TAND(A, B) = 2, always has logic 1 and can be described by TAND (TAND(A, B) , 1). P 2 which represents points [ (1, 1), (1, 2) ] by condition TAND(A, B) = 1, can be described by TOR (A, B) logic gate. For the C function which always has logic 1 for the point (2, 2), can be described by the same function of P 1 . Finally, the pseudo-code described in list 3 is synthesized to design shown in Fig.9 
Procedure 3 Pseudo Code for two-bit Ternary Multiplier Using TAND Gate as Condition if TAND(A, B) == 2 then
P 1 = C = 1 P 2 = 0 else if TAND(A, B) == 1 then P 2 = TOR(A, B) P 1 = C = 0 else P 1 = P 2 = C = 0 end if P = TOR(P 1 , P 2 )
V. SIMULATION RESULTS AND COMPARISON
The proposed method designs are verified using bipolar switching memristor in addition to carbon nanotube (CNTFET) transistors [28] , [30] . Figure 10 shows the simulation results of ternary inverters and buffer using CNTFET transistors for the circuits shown in Fig.1 . The transistor model of Stanford Virtual-Source Carbon Nanotube (VS CNTFET) is used in simulation [29] . Figure 11 shows the simulation results of ternary number logic gates using memrsitors for the circuits shown in Fig.2 . In general, there are critical conditions on memristor parameters for the memristive logic gates circuits to work properly during transistor and memristor integration [10] , [11] . The memristor switching time has to be bounded through memristive logic gate pole location at f p = 1/(2π R on C in tr ). Hence, the time constant is t au = R on C in tr . To give the signal a time to settle (reach steady state) t op mem ≤ 5τ which means that
VOLUME 7, 2019 To integrate transistor with memristor, the operating frequency of the transistor and memristor have to be compatible. Therefore, the f op tr = f op mem which configures the memristor R on parameter through (2) . As R off R on (about 10 times) [13] , the f op tr configures also the memristor R off parameter. Once the R on and R off are configured, the memristor parameters v th 1 and v th 2 can be configured as follows:
where v th 1 and v th 2 are the minimum voltage thersholds need to change the memrsitance from R on to R off and vice versa. For VS-CNTFET transistor model that is used in our simulations, the C in CNT = 4.83 × 10 −15 and t op = 1nsec [30] . Consequently, the appropriate memristor model has to work on f op = 1GHz, hence, R on Max = 6.59k . If R on = 50 is selected , the R off = 1k and the v th 1 = −v th 2 = 0.023v which satisfied with the parameters of the VTEAM memristor model reported in [30] . Figure 12 shows the simulation results of the proposed ternary L − K logic checkers circuits described in Fig.4 . Each L − K type has been verified using VTEAM memristor and CNTFET transistor where A 0 , A 1 , and A 2 represent the outputs of each L − K logic 0, 1, 2 checkers, respectively. Figure 13 shows the simulation results of the proposed ternary adders and multipler. Table 8 shows CNTFET dimensions used in simulation. Table 9 shows a comparison between the proposed designs based on the MTL method and other related work [20] , [21] , [31] . Table 10 illustrates the longest path delay of the proposed designs where D TAND 2 is the delay of a two-bit memristive TAND logic gate, D TAND 3 is the delay of a two-bit memristive TAND logic gate and so on. As result, the proposed method assists to reduce the number of transistors and memristors in the design of the ternary function. Hence, reducing the overall area and static power of ternary circuits. Therefore, the proposed method is very promising to be emerged to build high-performance ternary computing units and other applications such as fuzzy logic.
VI. CONCLUSION
A general design method was introduced to build two-bit ternary numbers functions based on the MTL concept. MTL designs were built based on the basic memristive ternary logic gates and employed ternary inverters as threshold logic comparators (checkers). The proposed method is used to build basic ternary arithmetic operations in unbalanced representation. The proposed designs were verified using VTEAM memristor and CNTFET transistor. A comparison with other related work was held on and showed a reduction in the number of transistors and memristor. Consequently, reducing the overall area and static power of ternary circuits. The proposed method is very promising to be emerged to build high-performance ternary computing units and other applications such as fuzzy logic. The proposed method can be easily automated into computer-aided design tool to generate the ternary functions.
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